A new current mirror with accurate mirror gain for low p transistors is presented. The new current mirror employs a cascoded output stage to provide high output impedance. High mirror gain accuracy is achieved by using a split-collector transistor to compensate for base currents of the source-coupled transistor pair. The split factor is dependent on the desired mirror gain and the nominal p value.
INTRODUCTION
The current mirror is one of the most basic building blocks used in linear IC design. Although CMOS process have become dominant in applications requiring a large amount of digital circuitry on a chip. BJT circuits in either Bi-MOS or bipolar processes remain popular for high-speed applications due to the very high unity-gain frequencies attainable with modem bipolar transistors. Unfortunately. in bipolar transistors. the base control terminal draws a nonzero input current. Specially. for lateral transistor, the base current in some processes may be as large as 20% (for j3 = 5 ) of the collector current. In a simple bipolar current minor with p = 5, the base current will cause a 30% error in current mirror gain. There are several known approaches for minimizing the base current effects [1]- [3] . Most are suitable for high p transistors where the detrimental effects of base current loss on mirror gain are already modest. For low p transistors, most existing methods show either poor accuracy or poor frequency response.
In this paper, a new approach for designing bipolar current mirrors is presented. The new current mirror has'smaller gain errors due to base current loss than previously reported structures and is most beneficial when an accurate mirror gain is required from low j3 transistors. The new current mirrors can be implemented in bipolar or Bi-MOS processes or in CMOS process with the parasitic bipolar transistors.
In Section 2. existing approaches to designing bipolar current mirror with base current compensation are reviewed. The new low p current mirror is introduced in Section 3 and its performance is compared with that of existing structures.
BACKGROUND
A simple bipolar current mirror structure is show1 in Figure 1 . In this structure. a constant current source I ; , is fed into the collector of the diode-connected transistor Q 1 establishing a voltage across the base-emitter junction of Q1. This voltage is impressed *** Dallas Semiconductor Corp.
Dallas, TX 75244, USA across the base-emitter terminals of 42. If Q1 and 4 2 are matched. the emitter currents of Q1 and 4 2 will be the same. If the base currents of Q1 and 4 2 are negligibly mall. it follows that the output current I, , will be the same as the input current. If the base currents are not negligibly small. this current inirror has an output current I, that is smaller tlian the input current because a current whose value is equal to the sum of base currents of Q1 and 4 2 is subtracted from the input current before it reaches the collector of Q1. Taking these two base currents into account and assunling Q1 and Q2 are perfectly matched. the current mirror gain is given by where p is the transistor current gain of Q1 and 42.
The current mirror gain error is defmed by the expression ' This work was supported, in part, by Dallas Semiconductor Corp.
-- (2) will be 30% if p = 5 A well-known modification of the simple current mirror thai. partially conipensates for base current loss is shown in Figure 2 . An emitter-follower buffer. 43. is included between emitter and base of Q1. The sum of the base currents of Q1 and Q2 is divided by @+I) of 4 3 resulting in a smaller current that has to be:
subtracted from the input current I, . Assuming p1=p3=p3=p. thert the current nlirror gain of the circuit of Fig. 2 is given by 1-536 0-7803-6685-9/01/$10.0002001 E E E For p=5. the current mirror gain error will be around 7%. To further minimize the base current effect. the Darlington configuration can be used to achieve a larger current gain in the feedback amplifier. The current mirror structure based upon. the Darlington compensation is shown in Figure 3 . For this structure. the sum of the base currents of QI and Q2 is divided by @+I)' resulting in a much smaller current that has to be subtracted fiom the input current 1, . Again assuming all the transistors are matched. the current mirror gain is given by For p=5. the current mirror gain error will be about 1.6%.
Although this structure does offer improvements in mirror gain accuracy. this current nurror has a poor high frequency response due to the fact that base current of 4 3 is small and it takes long time to charge the parasitic capacitances at the base of 43.
In the BiCMOS processes. an NMOS transistor can be added to compensate for the base currents. The structure is shown in Figure 4 . If Q1 and 4 2 are perfectly matched. this current mirror has an output current I,,,, exactly equal to the input current I, due to the fact that no base current is subtracted from the input current. Unfortunately. the MOS transistor is not available in standard bipolar processes. where M is the ratio of the emitter areas of Q2 to Q1 and 8 is the collector current split factor. For M=I and 8=1/2. the mirror gain expression of ( 5 ) reduces to
For p= 5. then the mirror gain error is about 0.92%. Although the split-collector mirror gain is much more accurate than what is achievable with either the basic nurror or the base current compensated structure of Fig. 2 A new current mirror structure is shown in Figure 6 . In this structure. the base current loss is compensated by ideally subtracting a corresponding current from the output current. To achieve this. one split collector of Q3 is directly connected to the output and the other split collector is connected to the emitter of Q4. Part of collector current is divided by @+I) of 4 4 and then subtracted from I , . Assunfig that all transistors have the same 0. the current nurror gain is given by (7) where M is ratio of the emitter areas of 4 2 to Q1. It follows from (7) that the current nurror gain is exactly equal to M when From Table 1 . it is apparent that the mirror gain error is highest for low p and high M. For M=l and p=5. the gain error is 1.28%.
which is comparable to Mesa's work [3]. For mirror gains greater than 1. the proposed current mirror gives much smaller mirror gain errors than the circuit of Figure 5 . Two issues of concern when designing any current mirror are the mirror gain accuracy and the output impedance of the current nlirror. Multiple output current mirrors are also required in some applications. Two modifications of the basic circuit of Figure 6 follow. One version has a high impedance output and another has multiple outputs. Both have good current mirror gain accuracy even with low values of p.
Proposed current mirror with high output impedance
To increase the output impedance. a cascode version of above design is introduced. This current mirror has higher output impedance and better current matching. Figure 7 shows the modified current mirror structure. Various known methods Cim be used to generate the bias voltage. Vbias that is used to bias the cascode transistors. 
1-538
The nominal current nlirror gain is given by (8) The current mirror gain is exactly equal to M when 8 = (l+ -P . M should be less than p and greater than p/( l+p) to satisfy the condition of o<B<l.
Sinlilar to the design in Figure 6 . process variations of p will result in a modest nlirror gain error. The nlirror gain error due to 0 variation is shown in Table 2 . (Figure 7 ) gain error due to process variation of p.
P 2
Mirror (Fig. 7) 
Proposed current mirror with multiple outputs
To have multiple outputs. the current mirror showi in Figure 7 can be modified to a nlirror with multiple outputs as shown in Figure 8 .
If the mirror gain from the input to the outputs is noninally unity. the current nlirror gain is given by-the expression
where N is the number of outputs of the current mirror.
The mirror current gain exactly equals to 1 if
To keep all branch current of emitter of Q5 positive. i.e., (11) 1 N from (1 0) and (1 1). the maximum number of outputs N has to be less than p-1. 
CONCLUSIONS
A new current nlirror design based on a split-collector bipolar transistor was introduced that offers significant improvements in mirror gain accuracy over what is achievable with existing approaches in processes with low p transistors and discussed in detail. Extensions of this structure in applications requiring a high output impedance or niultiple outputs were discussed. This current mirror is particularly attractive for building current nlirrors from lateral transistors in standard bipolar processes but can also be used with parasitic bipolar transistors in standard CMOS process.
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